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Introduction Single-Event Radiation Test Results and Discussion 
Results and Discussion
1) The onset Vds for sudden SEE is significantly improved by 2X, from 500~600V (previous 
result on the production 1.2kV MOSFETs) to 1000~1200V. This is largely due to the improved 
epi design. The results indicate that the Vds for sudden SEE roughly scales linearly with Epi 
thickness (or breakdown voltage rating)
2) A latent gate damage is observed at lower Vds, ranging from 125V to 300V. The gate strength 
is weakened during the irradiation and an increase in gate leakage is observed during the gate 
stress test afterwards. This is slightly improved compared to the previous result on the 1.2kV 
production MOSFETs. If the gate is swept to the equivalent oxide field, the thick oxide split 
does NOT show any improvement in gate latent damage, indicating the latent gate damage 
could be governed by the gate oxide field.
3) Different JFET widths show an impact on all the gate-related failures. It better protected the 
gate from the latent damage as well as damage during the beam run. Simulation indicates this 
is most likely due to reduction of the field across the gate during irradiation.
4) The degradation of Id (Id>Ig) before sudden catastrophic failure is also observed at low Vds
(400~500V) during irradiation. Note the onset Vds on the production 1.2kV is at about 
350~400V.  Although the thicker epi is able to improve the Vds for sudden catastrophic SEE, 
the onset of the minimum Vds does not seem to improve as much as expected, which 
indicates that this could be material limited.
5) The extra Epi does not seem to have any significant impact on the radiation hardness. This is 
because our design targets a higher drain bias; however, most of the radiation-induced failure 
happened at <1000V regime where this epi has minimal impact according to the simulation.
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* After fluence = 5.E+05 cm-2
Design splits:
Sentaurus TCAD* simulation
Heavy-Ion Single-Event Effects (SEE)
• 2.5D (cylindrical geometry)
• Iso-thermal model
TCAD Transient simulation
Split # Splits
SS Standard (Std) Epi +  Std Gate OxideStd Epi +  Std Gate Oxide
DS Dual Epi + Std Gate OxDual Epi + Std Gate Ox
ST Std Epi +  Thicker Gate OxideStd Epi +  Thicker Gate Oxide
DT Dual Epi +  Thicker Gate OxideDual Epi +  Thicker Gate Oxide
1) Wafer splits (Epi and Gate Oxide thickness) 2) JFET width splits
L1 L2
L3 L4
Simulation 
Results:
Dual epi can improve the rad hard 
performance, but only at higher drain 
bias >2000 V
 Transient electric field reduces as 
JFET width decreases, which could 
improve the latent gate damage 
Max electric field vs. time during SEE simulation of Single epi vs. Dual Epi
Max electric field vs. time during SEE 
simulation of different JFET width split
Part Preparation
 Open can package with MOSFET exposed .
 1-mil parylene-C deposited to prevent arcing.
 Typical sample size of each part type: ~20 pieces
Power MOSFET Single-Event Effect Testing
Test conditions:
‒Gate-source voltage (VGS) held at 0 V (off-state);
‒Drain-source voltage (VDS) incremented before each run;
‒Post-irradiation gate stress (PIGS) test performed and breakdown voltage (BVDSS) measured after each run.
‒Gate bias during gate stress (PIGS) test on thicker gate split is scaled such that the field across the gate oxide is the same as for thinner split
Failure criteria:
–Maximum bias yielding no degradation: no change in PIGS or BVDSS pre- vs. post-irradiation;
‒Onset bias for current degradation: lowest bias yielding measurable change in gate (IG) or drain (ID) current during run;
‒Threshold bias for sudden SEE: catastrophic failure (ΔID> 20 mA and BVDSS< 1 V (shorted), or ΔIG> 1 mA) immediately upon beam exposure.
Summary of Power MOSFET SEE Test Result
Heavy-ion single-event effects are studied on GE SiC power devices in this part. Previous 
studies on COTS SiC devices demonstrated that parts started showing single-event degradation 
at very low drain-source voltage (Vds) bias conditions [3-4]. 
Previous Work
 On-state resistance (Rdson) decreases 
as dose increases, basically showing the 
same trend as threshold voltage
 Threshold voltage (Vth) decreases as dose 
increases. The recovery is very slow
 For unbiased samples, Vth shift seems to 
saturate @-0.5V after 65 krad(Si)
 For biased samples, Vth shift seems to 
decrease almost linearly as dose increases
 Breakdown voltage (BVDSS) and drain leakage current (IDSS) are almost unchanged for 
unbiased samples
 Some degradation is observed on samples under bias, but is relatively small
Total Ionizing Dose (TID):
200 keV X-ray source was used to irradiate GE SiC MOSFETs under different bias conditions up to 120 
krad (Si). The results indicate that compared with silicon, SiC is very tolerant to TID. This finding is in good 
agreement with previous reports on other SiC commercial off-the shelf (COTS) parts [1]
Neutron Induced SEE:
Terrestrial Cosmic Radiation (TCR) induced single-event failures were also studied. These 
findings were reported briefly in an earlier publication [2]. SiC MOSFETs with different blocking 
voltage ratings were subjected to neutron irradiation to simulate accelerated TCR conditions. The 
results indicate that the failures in time (FIT) rate varies with different voltage ratings, and a 
different derating factor needs to be applied. Importantly, no gate degradation was observed
Comparison of Terrestrial Cosmic Radiation induced failure rates for 1.2kV, 1.7kV, 2.2kV and 3.3kV 
rated SiC MOSFETs. All results normalized to total MOSFET active area of Aact =7.2cm2. The results 
were taken at room temperature and at sea level
As an emerging technology, silicon carbide (SiC) power MOSFETs are showing great potential 
for higher temperature/power rating, higher efficiency, and reduction in size and weight, which 
makes this technology ideal for high temperature, harsh environment applications such as 
downhole, medical, avionic, or even space applications. Radiation tolerance therefore becomes 
a critical aspect of the device performance in such environments. 
In this work, we explored radiation hardness of SiC devices to total ionizing dose (TID), neutron-
induced single-event burnout (SEB), and heavy-ion induced single-event effects (SEE).
Based on the baseline test results, in this work we have implemented several design changes to 
improve the single event radiation performance.
Ion Split JFET width Rated Voltage
Min VDS Min VDS Onset VDS:  ID, IG Degradation Min VDS
Latent Gate 
Damage*
Latent only*,  
PIGS > 1 mA IG = ID ID > IG Sudden SEE
1110 MeV Ag 1.2kV Production 1200 50 < VDS < 75 200 ≤ VDS <  225 350 < VDS < 400 500 < SEB ≤ 600
Single Epi Dual Epi
Ion Split JFET width
Min VDS Min VDS Onset VDS:  ID, IG Degradation Min VDS
Latent Gate 
Damage*
Latent only*,  
PIGS > 1 mA IG = ID ID > IG Sudden SEE
1110 MeV Ag 1.2kV Production 50 < VDS < 75 200 ≤ VDS <  225 350 < VDS < 400 500 < SEB ≤ 600
SS
L1 50 ≤ VDS < 75 < 200? 350 < VDS ≤  450 450 ≤ VDS < 500 1000 < SEE < 1100
L2 125** < VDS ≤ 150 150 < VDS ≤ 175 n/a 450 < VDS < 500 1000 < SEE < 1100
L3 125 < VDS ≤ 150 200 < VDS ≤ 400 n/a 400 < VDS < 450
1200 < SEE (very 
close)
L4 150 < VDS < 175 n/a 400 < VDS < 450
DT
L1 75 < VDS ≤ 100 300 < VDS ≤ 350 400 < VDS < 450 1000 < SEE < 1100
L2
L3 125 < VDS ≤ 150 125 < VDS ≤ 150 n/a 400 < VDS < 450 1000 < SEE < 1100
L4
ST
L1 300*** < VDS ≤ 350 1100*** < SEE ~1200?
L2 100 < VDS ≤ 125 100 < VDS ≤ 125 n/a 400 < VDS < 450 1100*** < SEE < 1200
L3 125 < VDS ≤ 150 125 < VDS ≤ 150 n/a 400 < VDS < 450 1000 < SEE < 1100
L4
DS
L1 75 < VDS ≤ 100 100 < VDS ≤ 125 300 < VDS ≤ 350 400 < VDS ≤ 450 1000 < SEE ≤ 1100
L2
L3 125 < VDS ≤ 150 200 < VDS ≤ 225 n/a 400 < VDS < 450 1000 < SEE ≤ 1200
L4 150 < VDS ≤ 175 250 < VDS ≤ 275
*PIGS: Post-irradiation gate stress; IG: gate current; ID: drain current. 
*TCAD: Technology computer-aided design
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